|
|
|
 |
 |
 |
|
|
|
|
|
|
|
 |
 |
 |
 |
 |
 |
 |
 آخر مواضيع المنتدى |
 |
 |
 |
 |
|
 |
||||||||
 |
 |
|
|
|
|
|
|
|
|
|
|
|
26th September 2016
|
#1 | ||||
|
محظور
 
|
Cadence Genus Synthesis Solution 15.20.000
 Cadence Genus Synthesis Solution 15.20.000 | 1.9 Gb Cadence Design Systems, Inc. unveiled the Cadence Genus Synthesis Solution, its next-generation register-transfer level (RTL) synthesis and physical synthesis engine, to address the productivity challenges faced by RTL designers. Genus Synthesis Solution incorporates a multi-level massively parallel architecture that delivers up to 5X faster synthesis turnaround times and scales linearly beyond 10M instances. In addition, the tool's new physically aware context-generation capability can reduce iterations between unit- and chip-level synthesis by 2X or more. This powerful combination enables up to 10X improvement in RTL design productivity. Key Genus Synthesis Solution features and capabilities include: - Massively parallel architecture - The tool performs timing-driven distributed synthesis of a design across multiple cores and machines. All key steps in the synthesis flow leverage both multiple machines and multiple CPU cores per machine. - Physically aware context generation - The complete timing and physical context for any subset of a design can be extracted and used to drive RTL unit-level synthesis with full consideration of chip-level timing and placement, significantly reducing iterations between chip-level and unit-level synthesis runs. - Unified global routing with Innovus Implementation System - Genus Synthesis Solution and Cadence Innovus Implementation System, a next-generation physical implementation solution, share an enhanced 4X faster timing-driven global router that enables tight correlation of both timing and wirelength to within 5 percent from synthesis to place and route. - Global analytical architecture-level PPA optimization - The solution incorporates a new datapath optimization engine that concurrently considers many different datapath architectures across the whole design and then leverages an analytical solver to pick the architectures that achieve the globally optimal PPA. This engine delivers up to 20 percent reduction in datapath area without any impact on performance. For more information on Genus Synthesis Solution, please visit: HERE
About Cadence Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. Name: Cadence Genus Synthesis Solution Version: 15.12.000 Supported Architectures: x86 Website Home Page :
Interface: english System Requirements: Linux Supported Operating Systems: RHEL 5, RHEL 6, SLES 11.0 Size: 1.9 Gb Recommend Download Link Hight Speed | Please Say Thanks Keep Topic Live اثبت وجودك
..
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
تقرأ وترحل شارك معنا برد أو بموضوع
العرض الشجري